Abstract
Short transparent memor test algorithms for semi-conductor memories are presented along with an evaluation of the space on silicon required for their built-in self-test implementation. A modified version of the memory test simulation package MAP+ has been developed and employed for test algorithms generation and simulation.