Proceedings Sixth Asian Test Symposium (ATS'97)
Download PDF

Abstract

This paper proposes a concurrent fault-detection scheme for FFT processors. In the scheme, fault detection is made by comparing the pair of outputs from butterfly units based on the FFT algorithm. The hardware overhead for the scheme is O(N) where N is the number of input data. This scheme requires no extra computations for locating a pair of faulty butterfly units, therefore, the scheme can be used for highly reliable real-time systems.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!