|
Published Articles >> Table of Contents >> Abstract
Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03)
p. 89
Fourteen Ways to Fool Your Synchronizer
Ran Ginosar, Israel Institute of Technology
Full Article Text:
  
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199169
Send link to a friend
| Abstract |
|
Transferring data between mutually asynchronous clock domains requires safe synchronization. However, the exact nature of synchronization sometimes eludes designers, and as a result synchronization circuits get "optimized" to the point where they do no longer operate correctly. This paper reviews a number of such cases, analyzes the causes of the errors, and offers a correct synchronizer circuit for each case. A correct two-flop synchronizer is presented. After discussing cases that avoid synchronization, the following synchronizers are reviewed: one flop, sneaky path, greedy path, wrong protocol, global reset, async clear, DFT leakage, pulse, slow-to-fast, metastability blocker, parallel and shared flop synchronizers.
|
 Additional Information
|
Citation:
Ran Ginosar,
"Fourteen Ways to Fool Your Synchronizer,"
async,
p. 89,
Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03),
2003
|
|
