Generation and Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits

Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02) p. 109
Generation and Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits
Metehan Özcan, University of Tokyo
Masashi Imai, University of Tokyo
Takashi Nanya, University of Tokyo

Full Article Text:

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.2002.1000301
Send link to a friend

Abstract
Timing analysis is a method for verification of timing constraints in a digital circuit. Asynchronous circuits bring new concerns for timing analysis with their local completion circuits, which generate cycles in the circuit and require special handling. In this paper, constraints in fine-grain pipelined asynchronous data-path circuits are examined in detail and a tool environment for automatic generation and verification of these constraints are presented along with some sample layout results.
Back to Top Additional Information
Citation: Metehan Özcan, Masashi Imai, Takashi Nanya, "Generation and Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits," async, p. 109, Eighth International Symposium on Asynchronus Circuits and Systems (ASYNC'02), 2002

	Advanced Search
CS Search Google Search