Asia and South Pacific Design Automation Conference
Download PDF

Abstract

In this design, a dedicated motion estimation LSI of MPEG2 is presented. Combining our bits truncation adaptive pyramid (BTAP) algorithm with Window-MSPA architecture as well as by using custom cell and full custom design methods, the chip size becomes 4.8mm x 4.8mm small with 0.5u 2-level metal CMOS technology. The test chip which works at 41.5 MHz, possesses a search ranges of μ67 for image size of 1920 x 1152 and achieves video rate of 30 field/s.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles