

BHDL: Circuit design in B

Ammar Aljer, Philippe Devienne, Sophie Tison (LIFL)
Laboratoire d'Informatique Fondamentale de Lille, France
(aljer@lifl.fr, devienne@lifl.fr, tison@lifl.fr)

Jean-Louis Boulanger (HDS)
Heudiasyc, Université de Compiègne, France
Jean-Louis.Boulanger@hds.utc.fr

Georges Mariano (INRETS)
Institut National de Recherche sur les Transports et leur Sécurité, France
georges.mariano@inrets.fr

Abstract

The main goal of this project is to provide a method of correct design of digital circuit. It combines the advantages of VHDL, the well-known language of circuit design, with the power of B method that guarantees the correct design (w.r.t. a formal specification). This allows avoiding the design test since it is "correct by proven construction". Furthermore, this project provides a tool, called BHDL, with a graphical interface for creating, editing, viewing and proving modular hardware architectures.

1 Introduction

The application of formal methods has been pursued since more than 10 years, but most of the investigations concentrate on simulation and verification. In this demo, we show in practice that it is possible to combine the well-known VHDL language and a formal method (B method) at a conceptual level, that is, from the very first steps of the digital circuit design. Since VHDL language and its tools are well adapted for hardware specification and B is devoted to formal software specification, this tool can be seen as the core of a co-design environment for rapid system prototyping. It could take advantages from both approaches: VHDL point of view and sound mathematical B aspect.

2 Translating VHDL to B

VHDL supports hardware descriptions at various levels of abstraction as common normal programming languages.

The circuits it describes are easily readable both as machines and as high level specifications. B method due to [6] is devoted to specification and development of computer software systems. Based on sound mathematical principles (set theory and first order logic), this method provides machine readability because of "abstract machine notation" and its modular approach. One constructs larger components from collections of smaller ones whose specification can be written little by little, by refinement. VHDL and B have enjoyed widespread acceptance as a standard to describe arbitrarily large designs. This tool uses these deep similarities to propose a translation from VHDL to B. The first work [10] has given the outlines of this translation from VHDL to B and one of the first applications was to translate the standard VHDL Std_logic_1164 package by hand [7]. The second step that we would like to demonstrate here takes advantage of the conceptual correspondences between B and VHDL for an automatic translation of the structural description for any VHDL program.

3 Development of BHDL tool

The subset of VHDL that we treat corresponds to VHDL-GUI [5], the graphical interface developed by Carl Hein (Lockheed Martin). VHDL-VGUI is a user-friendly interface for creating hierarchical diagrams, modules, boxes and their links. It provides an automatic translation to VHDL and Verilog. In collaboration with Carl Hein (VHDL-GUI), it has been extended for producing B code too. The grammar analysis has been made using ANTLR, a powerful compiler tool [1]. From a complete VHDL grammar, one may produce intermediate form trees (AST). By

augmenting this grammar with tree operators, rewrite rules, and actions, one may produce an automatic translation at the highest level of abstraction. The correctness of the translation is easier to establish since these rewrite rules have a declarative semantic. Up to now, the B code is this exact translation of the VHDL one. Because of the last improvements of VHDL-GUI, we can now associate with the VHDL-GUI components (modules, boxes, links, ...) formal specifications which are very useful for producing a richer B code that could not be expressed in VHDL (INVARIANT, PROPERTIES, INCLUDES, REFINES, ...).

4 Features of BHDL

First of all, the user can design the circuit using a free graphical tool for capturing, drawing, editing, and navigating hierarchical block-diagrams, and for producing corresponding structural VHDL. He can create the circuit as black box with all of its connections with the environment (that is ENTITY in VHDL and abstract machine in B). Also he declares the structure of the circuit with all of its contents (that is ARCHITECTURE in VHDL and implementation in B). A formal specification is associated with any box or module (that is, comments in VHDL and invariant, pre-conditions in B).

The translation from these diagrams to VHDL and to B is automatically exported because of ANTLR and its AST trees. More complete is the description of the diagram, more precise is its translation; the system can check from the first specification (the empty one) to the last one (the implementation in B) that each addition is compatible with the previous ones.

It is clear that BHDL tool can facilitate the developer's work: from one hand it enables him to use a graphical interface to design the circuit without directly using VHDL; from the other hand it automates the translation operation. Furthermore it enables to enrich VHDL entity description by a functional specification which is used in B model description.

References

- [1] Antlr: Another tool for language recognition. www.antlr.org.
- [2] Bhdl. (*in french*): www3.inrets.fr/B@INRETS/BHDL/bhdl/.
- [3] Savant: Vhdl analysis tools. www.ece.uc.edu/~paw/savant/.
- [4] *Standard VHDL Reference Manual*. IEEE, 1993.
- [5] Vhdl-gui: Graphical user interface for vhd modeling. *web page*: www.atl.lmco.com/rassp/vgui, January 2003.
- [6] J. R. Abrial. *The B Book - Assigning Programs to Meanings*. Cambridge University Press, 1996.
- [7] A. Aljer, J. L. Boulanger, P. Devienne, G. Mariano, and S. Tison. Vhdl std logic 1164 package in B. 2000.
- [8] J. L. Boulanger, A. Aljer, and G. Mariano. B-hdl, an experiment to formalizing hardware by software formal specifications. *EDCC4*, October 2002.
- [9] J. L. Boulanger, A. Aljer, and G. Mariano. Formalization of digital circuits using the B method. *CompRail VIII*, June 2002.
- [10] J. L. Boulanger and G. Mariano. Formal modeling of digital circuits using B method. *Technical Report*.