Join Us
Sign In
My Subscriptions
Magazines
Journals
Video Library
Conference Proceedings
Individual CSDL Subscriptions
Institutional CSDL Subscriptions
Resources
Career Center
Tech News
Resource Center
Press Room
Advertising
Librarian Resources
IEEE.org
Help
About Us
Career Center
Cart
Create Account
Sign In
Toggle navigation
My Subscriptions
Browse Content
Resources
All
IEEE Micro
Current Issue
Past Issues
Issue 2004.01
Early Access
About
Write for Us
Peer Review
Get Access
Generate Citations
IEEE Micro
Volume 24, Issue 1
Jan.-Feb. 2004
Log in to access my content
Table of Contents
Micro news
Freely available from IEEE.
pp. 6-6
IEEE Computer Society Information
Freely available from IEEE.
pp. 70-70
Editor-in-Chief's Message
New Challenges and Burning Issues
Freely available from IEEE.
pp. 5
by
Pradip Bose
News
News
Freely available from IEEE.
pp. 6
Micro Law
Challenging Search Engines and Pop-Ups Under Copyright Law: Part 2
Freely available from IEEE.
pp. 7, 71-73
by
Richard H. Stern
Hot Interconnects 11
Guest Editor's Introduction: Hot Interconnects 11- Solving Network Bottlenecks
Freely available from IEEE.
pp. 8-9
by
J. Bryan Lyles
Hot Interconnects 11
End-to-End Performance of 10-Gigabit Ethernet on Commodity Systems
Full-text access may be available. Sign in or learn about subscription options.
pp. 10-22
by
Justin (Gus) Hurwitz
,
Wu-chun Feng
Hot Interconnects 11
ETA: Experience with an Intel Xeon Processor as a Packet Processing Engine
Full-text access may be available. Sign in or learn about subscription options.
pp. 24-31
by
Greg Regnier
,
Dave Minturn
,
Gary McAlpine
,
Vikram A. Saletore
,
Annie Foong
Hot Interconnects 11
Asynchronous Interconnect for Synchronous SoC Design
Full-text access may be available. Sign in or learn about subscription options.
pp. 32-41
by
Andrew Lines
Hot Interconnects 11
Microbenchmark Performance Comparison of High-Speed Cluster Interconnects
Full-text access may be available. Sign in or learn about subscription options.
pp. 42-51
by
Jiuxing Liu
,
Balasubramanian Chandrasekaran
,
Weikuan Yu
,
Jiesheng Wu
,
Darius Buntinas
,
Sushmitha Kini
,
Dhabaleswar K. Panda
,
Pete Wyckoff
Hot Interconnects 11
Deep Packet Inspection using Parallel Bloom Filters
Full-text access may be available. Sign in or learn about subscription options.
pp. 52-61
by
Sarang Dharmapurikar
,
Praveen Krishnamurthy
,
Todd S. Sproull
,
John W. Lockwood
Hot Interconnects 11
Architecture for a Hardware-Based, TCP/IP Content-Processing System
Full-text access may be available. Sign in or learn about subscription options.
pp. 62-69
by
David V. Schuehler
,
James Moscola
,
John W. Lockwood
Micro Review
Single Sourcing Mount Fuji
Full-text access may be available. Sign in or learn about subscription options.
pp. 74-75
by
Richard Mateosian
Micro Economics
Why Inventors are not Famous
Full-text access may be available. Sign in or learn about subscription options.
pp. 76-78
by
Shane Greenstein
Parting Thoughts
Managing the Transition from Complexity to Elegance: Design Convergence
Full-text access may be available. Sign in or learn about subscription options.
pp. 80, 79
by
Charles Moore
Showing 15 out of 15
Announcements
Best Paper Award Winners
IEEE Micro Reviewer Thanks
Spread the Word about Your Research through Social Media
Seeking 2026 Editors in Chief
Calls for Papers
Data-Centric Computing
AI for Hardware and Hardware for AI
Contemporary Industry Products
IEEE Micro
Trending
AMD XDNA NPU in Ryzen AI Processors
Alejandro Rico, +17 more
Memory Pooling With CXL
Donghyun Gouk, +4 more
AI and Memory Wall
Amir Gholami, +5 more
Intel Alder Lake CPU Architectures
Efraim Rotem, +11 more
NVIDIA Hopper H100 GPU: Scaling Performance
Jack Choquette
Evolution of the Graphics Processing Unit (GPU)
William J. Dally, +2 more
Twenty Five Years of Warehouse-Scale Computing
Parthasarathy Ranganathan, +1 more
On-Device Tiny Machine Learning for Anomaly Detection Based on the Extreme Values Theory
Eduardo S. Pereira, +2 more
The Design Process for Google's Training Chips: TPUv2 and TPUv3
Thomas Norrie, +8 more
TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O
Mark Wade, +24 more
A Taxonomy of ML for Systems Problems
Martin Maas
Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge
Efraim Rotem, +4 more
The Breakthrough Memory Solutions for Improved Performance on LLM Inference
Byeongho Kim, +22 more
Enabling Artificial Intelligence Supercomputers With Domain-Specific Networks
Dennis Abts, +1 more
Aquabolt-XL HBM2-PIM, LPDDR5-PIM With In-Memory Processing, and AXDIMM With Acceleration Buffer
Jin Hyun Kim, +13 more
CMOS Scaling Trends and Beyond
Mark T. Bohr, +1 more